	Application No.	Applicant(s)
^ '	Application No.	Applicant(s)
Notice of Allowability	10/614,918	KAWATA, HIDENORI
Notice of Allowability	Examiner	Art Unit
	James A. Dudek	2871
The MAILING DATE of this communication appears on the cover sheet with the correspondence address All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS. This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.		
1. This communication is responsive to the RCE filed 3/9/05.		
2. The allowed claim(s) is/are <u>1-15</u> .		
3. The drawings filed on <u>07 September 2003</u> are accepted by the Examiner.		
<ul> <li>4.</li></ul>		
attached Examiner's comment regarding REQUIREMENT		
Attachment(s)  1. Notice of References Cited (PTO-892)  2. Notice of Draftperson's Patent Drawing Review (PTO-948)  3. Information Disclosure Statements (PTO-1449 or PTO/SB/O Paper No./Mail Date  4. Examiner's Comment Regarding Requirement for Deposit of Biological Material	6. Interview Summary Paper No./Mail Da 7. Examiner's Amendo	
	<del></del>	ent of Reasons for Allowance

Page 2

Art Unit: 2871

## REASONS FOR ALLOWANCE

The following is an examiner's statement of reasons for allowance: the prior art of record teaches a substrate; a pixel electrode provided above the substrate; a thin film transistor to perform switching control of the pixel electrode; a data line provided on an upper layer side of the thin film transistor, and which supplies an image signal to the pixel electrode via the thin film transistor. The prior art of record does not teach nor suggest, in combination with the limitations supra, a pixel-potential-side capacitor electrode which is provided with a notch portion corresponding to a connection region to connect the pixel-potential-side capacitor electrode and the pixel electrode, facing the pixel-potential-side capacitor electrode with a dielectric film disposed therebetween, provided on the upper layer side of the thin film transistor, and which is electrically connected between the thin film transistor and the pixel electrode, and junction-layer connected between the pixel-potential-side capacitor electrode and the pixel electrode, which includes a light shielding film, and which is planar covering the notch portion in plan view and is further provided in the connection region.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Any inquiry concerning this communication or earlier communications from the examiner should be directed to James A. Dudek whose telephone number is 571-272-2290. The examiner can normally be reached on 9:00-5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert H. Kim can be reached on 571-272-2293. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/614,918 Page 3

Art Unit: 2871

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

James A. Dudek Primary Examiner Art Unit 2871